

Dense Coding Demonstration and Microfabricated Ion Traps



Ion Storage Group, NIST Boulder

J. Chiaverini, J. Britton, R.B. Blakestad, W.M. Itano, J.D. Jost, C. Langer, D. Leibfried, R. Ozeri, T. Rosenband, T. Schaetz, D.J. Wineland

Quantum dense coding:
the communication of two bits of classical information through transmission of one quantum bit
(T. Schaetz, et al.)

Theoretically proposed by Bennett and Wiesner (PRL 69 2881 (1992))
Experimentally realized for photon 'trits'
by Mattingly, Weinertur, Kwiat, and Zeilinger (PRL 76 4656 (1996))
- Only two Bell states identifiable, other two indistinguishable (one trit, not two bits)
- Nondeterministic (30 photons pairs per trit)

Scheme

Alice Entangled pair Bob

One of four local operations

Send qubit

Decode one of four messages

Protocol

- Produce entangled pair
 - $\pi/2$ -pulse and phase gate on two ions
- Alice Rotates her qubit
 - $\sigma_x, \sigma_y, \sigma_z$, or I (identity) on 1st ion, no operation on 2nd ion
- Bob performs Bell state measurement
 - Phase gate and $\pi/2$ -pulse on both ions
- Qubit detection
 - Separate ions and read out ions' states individually

Experimental Results

	I	σ_x	σ_y	σ_z
$\downarrow\downarrow$	0.84	0.07	0.06	0.03
$\uparrow\downarrow$	0.02	0.03	0.08	0.87
$\downarrow\uparrow$	0.07	0.01	0.84	0.08
$\uparrow\uparrow$	0.08	0.84	0.04	0.04

Average fidelity: 85%

Why scale down?

- Speed:** quantum logic gate speed prop. to motional frequency
- Control:** for separation, smaller electrodes closer to ions

Trap electrodes

Field lines: Trap axis

RF electrodes

control electrodes

Elbows and tee-junctions possible

Target parameters

- RF amplitude $V_0=100-200$ V
- RF drive frequency $\Omega/2\pi=90$ MHz
- Electrode width $w=40$ μ m
- Trap axis above surface $d=50-60$ μ m
- Rad. secular frequency $\omega_r/2\pi=15$ MHz (9 Be $^+$)
- Trap depth $E_t=10^4$ K

Planar surface trap geometry

Pseudopotential contours of 5-wire geometry (RF potential between gray and white electrodes) plus axial potential

Micrographs of planar trap chip (gold on fused silica)

Control lead

Trapping region

Ground

Microfabricated filter resistor

Filter capacitor

RF lead

Control electrodes

RF electrode

Ground

200 μ m

Fabrication

Liftoff with substrate etch

- Coat substrate and define wire pattern in resist
- Deposit metal
- Remove resist
- Coat and define trench pattern in resist
- Etch trenches in substrate (RIE or HF) and remove resist

side slot width 10 μ m

central slot width 200 μ m

Gold leads

+/- 800 VDC

Anodic Bonding

Traditional gold on alumina

DRIE Etch

KOH Etch

Silicon Oxide

Boron Doped Silicon

100 Ohm cm

1 μ m Resist

Wet Etch Buffered HF 6:1

Wet Etch KOH

Baking Water

Etched Silicon (200 μ m)

7070 Glass (140 μ m)

Etched Silicon (200 μ m)

NIST 15KV X500 39nm

NIST 30KV X250 53nm

NIST 30KV X850 10 μ m WD32

NIST 15KV X500 39nm

Parameter scaling

- Trap above surface: $d \sim p$
- Curvature at pseudopotential min.: $k \sim p^4$
- Secular freq.: $\omega_r \sim p^2$
- Trap depth: $E_t \sim p^2$
- (RF potential, drive freq. kept constant)