

# Dense Coding Demonstration and Microfabricated Ion Traps

## Ion Storage Group, NIST Boulder

J. Chiaverini, J. Britton, R.B. Blakestad, W.M. Itano, J.D. Jost, C. Langer, D. Leibfried, R. Ozeri, T. Rosenband, T. Schaetz, D.J. Wineland

### Quantum dense coding:


the communication of two bits of classical information through transmission of one quantum bit

(T. Schaetz, et al.)

Theoretically proposed by Bennett and Wiesner (PRL 69 2881 (1992))

Experimentally realized for photon 'trits' by Mattle, Weinfurter, Kwiat, and Zeilinger (PRL 76 4656 (1996))

- Only two Bell states identifiable, other two indistinguishable (one trit, not two bits)
- Nondeterministic (30 photons pairs per trit)



### Protocol

- Produce entangled pair
  - $\pi/2$ -pulse and phase gate on two ions
- Alice Rotates her qubit
  - $\sigma_x, \sigma_y, \sigma_z$ , or I (identity) on 1<sup>st</sup> ion, no operation on 2<sup>nd</sup> ion
- Bob performs Bell state measurement
  - Phase gate and  $\pi/2$ -pulse on both ions
- Qubit detection
  - Separate ions and read out ions' states individually


### Experimental Results

	I	$\sigma_x$	$\sigma_y$	$\sigma_z$
↓↓	<b>0.84</b>	0.07	0.06	0.03
↑↓	0.02	0.03	0.08	<b>0.87</b>
↓↑	0.07	0.01	<b>0.84</b>	0.08
↑↑	0.08	<b>0.84</b>	0.04	0.04

Average fidelity: 85%


### Why scale down?

- Speed: quantum logic gate speed prop. to motional frequency
- Control: for separation, smaller electrodes closer to ions




### How small (or big)?

- Physical limitations
  - Laser beam waist size ( $\sim 25 \mu\text{m}$ )
  - Heating
    - Fluctuating patch potentials ( $\sim d^4$ )
    - Johnson noise ( $\sim d^2 \sim d^3$ )
- Fabrication size limitations
  - Precise control of dims. in 2D
    - Photolithography ( $1 \mu\text{m} < s < 1 \text{cm}$ )
  - Third dim. ( $s < \sim 3 \mu\text{m}$ ,  $S > 0.3 \text{mm}$ ),  $s \sim 10^3 \mu\text{m}$ : not easy




### Planar surface trap geometry


(J. Chiaverini)



Pseudopotential contours of 5-wire geometry (RF potential between gray and white electrodes) plus axial potential




### Micrographs of planar trap chip (gold on fused silica)



### Fabrication

Liftoff with substrate etch

1. Coat substrate and define wire pattern in resist
2. Deposit metal
3. Remove resist
4. Coat and define trench pattern in resist
5. Etch trenches in substrate (RIE or HF) and remove resist




### Parameter scaling


- Trap above surface:  $d \sim p$
- Curvature at pseudopotential min.:  $k \sim p^4$
- Secular freq.:  $\omega_r \sim p^2$
- Trap depth:  $E_t \sim p^2$
- (RF potential, drive freq. kept constant)

### Silicon wafer trap, standard quadrupole geometry


(J. Britton)




### Fabrication



Traditional gold on alumina



DRIE Etch



KOH Etch

