Skip Navigation
Staff Directory | Contact CISE | Contact Web Master | Site Map
National Science FoundationCISE - The Directorate for Computer and Information Science and Engineering
Graphic Line
Home | About CISE | Funding | Discoveries | News & Events | FAQs
Graphic Line
Header Graphic
Graphic

CCF
Bullet Home
Bullet Mission
Bullet Staff
Bullet Funding Opportunities
Bullet Funded Activities
Bullet Awards
Bullet News & Events
Bullet Discoveries
CCF Clusters
Bullet Emerging Models and Technologies for Computation Cluster
Bullet Foundations of Computing Processes and Artifacts Cluster
Bullet Theoretical Foundations Cluster
Divisions
Bullet Computer &
Network Systems
  Funding
Information &
Intelligent Systems
  Funding
Bullet Shared
Cyberinfrastructure
  Funding
Funding Related Links
Bullet All CISE Funding Opportunities
Bullet CISE Cross-Cutting Funding
Bullet CISE Funded Activities
Bullet CISE Archived Solicitations
Bullet Proposal Deadline Calendar
Bullet Proposal Submission Guidelines
Awards
Bullet Awards Abstract Search
Bullet Award Guidance


Computer Systems Architecture

Division of Computing & Communication Foundations (CCF)

This solicitation is no longer receiving proposals

CONTACT(S)

Peter Varman, Program Director

Velma Lawson, Program Specialist


SCOPE

This program supports basic research on new computing systems and architectures.  Focus is on new architecture ideas and concepts that will form the basis for solving computing problems likely to arise in the future. Broadly speaking, this covers the design, implementation, and evaluation of novel computing structures and technologies.  Theoretical and small-scale experimental studies are supported, as are assessments of fault tolerance and performance.  Research on system software, when intimately connected to the architecture or hardware, is supported. Currently, special attention is given to research on:

 

Emerging Architectures: Molecular and nano architectures, quantum computing, and optical computing  systems.

 

Hardware-Software Co-Design: Reconfigurable architectures, co-simulation, synthesis, low power  design, and embedded systems.

 

Microarchitecture: compiler-architecture interaction, out-of-order execution, VLIW, instruction and data prefetching and prediction, speculation, superscalar processing, multithreading, embedded processor design, lower power architectures.

 

Metrics and parallelism: performance evaluation of single processor and multiprocessor architectures, analytical modeling, new measurement and simulation techniques, co-simulation, benchmarks for scientific and commercial system architectures.

 

Systems: latency reduction, interconnection networks, active networks, shared memory multiprocessors, workstation clusters, quality of service, fault-tolerance and reliability, and real-time communication.

 

Memory: new memory architectures, bandwidth, latency reduction, data prefetching and forwarding techniques, cache coherence and synchronization, memory hierarchy management, processor-in-memory, active memory, and memory management problems.

 

Input/Output: Disk organization, scheduling, data stream management, low-overhead protection, latency reduction, active disk, and high performance I/O design.


RELATED INFO

Abstracts of Awards

Graphic Space Graphic Space Graphic Space
Top
Bottom Corner Graphic Space Bottom Corner